Programmable Interface - Free download as Powerpoint Presentation .ppt / .pptx), PDF File .pdf), Text File .txt) or view presentation slides online. Microprocessor architecture, programming, and applications with the by Ramesh. The and are RAM and I/O chips to be used in the A and microprocessor systems. The RAM portion The and have maximum access times of ns for use with the A-2 and the full speed 5 MHz. Describes the basic concepts and its interfacing with Microprocessor. TOPIC MULTIPURPOSE PROGRAMMABLE DEVICE SUBMITTED TO: PHILEMON DANIEL P ASSISTANT PROFESSOR EC&E DEPARTMENT NIT HAMIRPUR SUBMITTED BY: K SRINATH SANJAY KUMAR AZAD PATHAK
|Language:||English, Spanish, Arabic|
|Distribution:||Free* [*Registration needed]|
HOLD: It indicates that another device is requesting the use of the address and data bus. Having received HOLD request the microprocessor relinquishes the. Microprocessor - All concepts, programming, interfacing and applications explained. The interfacing of along with is dong in I/O mapped I/O. /6 Multifunction Device (memory+IO). (Dated pre). Features; Pins; Block diagram; Registers; Control word format; Status register format; Timer Section.
At the end of each carrier frequency scheme may be used for isolated period, an interrupt is generated by the counter. The applications. However, for traction and electric processor sends the address of the PWM pattern vehicle drives, variable carrier frequency may produce location to the ROM address bus upon receiving the huge interference with communication equipment. For interrupt. The counter then scans the entire pattern and this reason, fixed carrier frequency drives are intended it is available at the data bus of the ROM.
ISBN 3. The is the sampling frequency carrier frequency. This is block diagram of the system is shown in Fig. Thus the output of the to which the processor works. RST 6. The of the chip. The lower 8-bit address of addresses 08H, 09H and 0AH respectively. Fully decoded memory the counter represents the table entries. CD counter is a bit counter.
Only lower 8-bits An Assembly program is developed for producing the of the counter are used. Thus the counts from 0 00H appropriate PWM pattern according to the desired to FFH are used and during each terminal count, frequency and modulation index ,,. Here these that is, when the counter reaches , desired parameters are sent to the microprocessor from an interrupt signal is sent to the microprocessor.
This PC. EPROM and this pattern is then sent to the output. A timer generates the clock signal for the counter.
Step 2: Read frequency and modulation index data sent by PC through port B. PC Parallel Port Step 3: Choose the appropriate base address from the look-up table for the given frequency and 8-bit control modulation index and send this address to data from PC port A. A0- Microprocessor A7 6. The results for two of the cases are shown.
Read data received through 7. Conventional Choose the appropirate 8-bit base PWM circuits require a steadily running oscillator to address from the look up table for the received Freq. Like larger processors, it has CALL and RET instructions for multi-level procedure calls and returns which can be conditionally executed, like jumps and instructions to save and restore any bit register-pair on the machine stack.
There are also eight one-byte call instructions RST for subroutines located at the fixed addresses 00h, 08h, 10h, These are intended to be supplied by external hardware in order to invoke a corresponding interrupt-service routine, but are also often employed as fast system calls.
One sophisticated instruction is XTHL, which is used for exchanging the register pair HL with the value stored at the address indicated by the stack pointer. For two-operand 8-bit operations, the other operand can be either an immediate value, another 8-bit register, or a memory cell addressed by the bit register pair HL.
The only 8-bit ALU operations that can have a destination other than the accumulator are the unary incrementation or decrementation instructions, which can operate on any 8-bit register or on memory addressed by HL, as for two-operand 8-bit operations. Direct copying is supported between any two 8-bit registers and between any 8-bit register and a HL-addressed memory cell, using the MOV instruction.
An immediate value can also be moved into any of the foregoing destinations, using the MVI instruction.
Due to the regular encoding of the MOV instruction using nearly a quarter of the entire opcode space there are redundant codes to copy a register into itself MOV B,B, for instance , which are of little use, except for delays. Adding HL to itself performs a bit arithmetical left shift with one instruction.
Adding the stack pointer to HL is useful for indexing variables in recursive stack frames. Subtraction and bitwise logical operations on 16 bits is done in 8-bit steps. Operations that have to be implemented by program code subroutine libraries include comparisons of signed integers as well as multiplication and division. Undocumented instructions[ edit ] A number of undocumented instructions and flags were discovered by two software engineers, Wolfgang Dehnhardt and Villy M.
Sorensen in the process of developing an assembler. These instructions use bit operands and include indirect loading and storing of a word, a subtraction, a shift, a rotate, and offset operations. Development system[ edit ] Intel produced a series of development systems for the and , known as the MDS Microprocessor System. The original development system had an processor. Later and support was added including ICE in-circuit emulators. It is a large and heavy desktop box, about a 20" cube in the Intel corporate blue color which includes a CPU, monitor, and a single 8-inch floppy disk drive.
Later an external box was made available with two more floppy drives.
This unit uses the Multibus card cage which was intended just for the development system.